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Abstract—A 10-bit-400kS/s and a 10-bit-2MS/s Relaxation
Digital to Analog Converters (ReDAC) in 40nm are presented
in this paper. The two ReDACs operate from a 600mV power
supply, occupy a silicon area of less than 1,000µm2. The
first/second DAC achieve a maximum INL of 0.33/0.72 LSB and
a maximum DNL of 0.2/1.27 LSB and 9.9/9.4 ENOB based on
post-layout simulations. The average energy per conversion is less
than 1.1/0.73pJ, corresponding to a FOM of 1.1/1.08 fJ/(conv.
step), which make them well suited to Internet of Things (IoT)
applications.
Index Terms—Relaxation Digital to Analog Converter
(ReDAC), Digital to Analog Converter (DAC), Fully Synthesizable
DAC, Ultra Low Power, Internet of Things.
I. INTRODUCTION
Traditional analog design techniques are generally unsuit-
able to address the tight requirements of ultra-low power,
ultra-low voltage operation, low cost and design effort of
interfaces for Internet of Things (IoT) applications and mostly
digital solutions and IC design approaches suitable to replace
conventional analog and mixed signal circuits are therefore
intensely investigated in the last years [1-2].
Focusing on digital-to-analog converters (DACs), which are
key building blocks in themselves and also as part of analog-
to-digital converters (ADCs), topologies based on weighted ca-
pacitors arrays [3-5] are in general extremely energy efficient
but can be sensitive to parasitics and have in general stringent
matching requirements, which may result in increased total
capacitance (with a penalty in energy and area), design time
and layout effort. An analog intensive design is also required
for multi-bit sigma-delta (Σ∆) DACs [6], while single Σ∆
and dyadic DACs are fully digital and matching insensitive,
but operate either at high clock frequencies or require large
passive components unsuitable to integration [7-8].
Recently, the Relaxation Digital to Analog Converter
(ReDAC) has been proposed in [10] as a low-cost alternative
for bitstream data conversion in ultra-low voltage, tightly en-
ergy constrained IoT applications and has been demonstrated
by a field-programmable gate array (FPGA) proof-of-concept
prototype.
In this paper, the design of two fully synthesizable ReDACs
in 40nm CMOS is discussed and their performance is demon-
strated by post-layout simulations. The paper has the following
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Fig. 1. Relaxation DAC Block Diagram (a) and principle of operation (b)
structure: the principles and main features of ReDACs are
revised in Sect.II. Then, in Sect.III, the design of the converters
is addressed focusing on the tradeoffs and on the optimization
of passives to obtain the best energy-accuracy tradeoff. In
Sect.IV, the performance of the ReDACs is discussed based on
post-layout simulations. Finally, in Sect.VI, some conclusions
are drawn.
II. RELAXATION DIGITAL-TO-ANALOG CONVERSION
CONCEPT AND FEATURES
The ReDACs proposed in this paper exploit the impulse
response of an RC network as a mean to generate binary
weighted voltages and sum them up according to the digital
input
n =
N−1∑
i=0
bi2
i, (1)
to be converted. The ReDAC operation principle and its main
features, which have been described in [10], are shortly revised
in what follows.
A. Relaxation DAC Operation Principle
A ReDAC includes a first-order RC network driven by a
three-state digital buffer, as depicted in Fig.1a. When enabled,
the buffer drives the RC network by a sequence of N
rectangular pulses of the same duration T and amplitude
VDDbi, which is equal to VDD or 0V, depending on the logical
value of the N bits bi of the digital input n to be converted,
starting from the least significant bit (LSB) b0 up to the
most significant bit (MSB) bN−1 as in Fig.1b. This is easily
accomplished in practice by driving the input of the buffer by
an N -bit shift register loaded by the input n to be converted.
The operation of the circuit in Fig.1a as a D/A converter
can be explained considering that the evolution of the capacitor
voltage vC(t) during the ith time interval [(i− 1)T, iT ] can
be expressed as a function of the initial capacitor voltage at
the beginning of the interval, i.e. vC,i−1 = vC(t)|t=(i−1)T , of
the steady-state voltage vC,i(∞), which is VDD for bi = 1 and
0V for bi = 0, and of the time constant τ = RC, as
vC(t) = vC,i(∞)
[
1− e− t−(i−1)Tτ
]
+ vC,i−1e−
t−(i−1)T
τ (2)
Assuming vC,0 = vC(0) = 0 as a reset condition, (2) can
be iterated to express vC,i for i = 1 . . . N − 1 in function of
VDD, bi and τ and the capacitor voltage after N clock periods
can be finally expressed as:
vC(NT ) = VDD
(
1− e−Tτ
)
·
N−1∑
i=0
bie
− (N−i−1)Tτ . (3)
Based on (3), if T is chosen so that:
e−
T
τ =
1
2
=⇒ T = τ log 2 (4)
by substituting condition (4) in (3)
vC(NT ) =
VDD
2N
·
N−1∑
i=0
bi2
i =
n
2N
VDD, (5)
i.e., it follows that vC(NT ) is proportional to the binary input
value n expressed by (1), as demanded in D/A conversion. The
capacitor voltage vC(NT ) is finally held constant by releasing
the enable signal of the three-state buffer.
B. Relaxation DAC Features
Based on the results presented in [10], a ReDAC is partic-
ularly appealing for low cost, low power IoT systems. Unlike
in binary weighted capacitors array DACs [3-4], in fact, it
requires a single capacitor and its linearity is not affected
by matching. In view of that, a ReDAC can be extremely
area and energy efficient since the minimum capacitance C is
not constrained neither by matching nor by the minimum unit
capacitance available in the process design kit (PDK).
Moreover, the ReDAC linearity depends on the single
process-sensitive quantity T/τ and the worst case integral
nonlinearity error (INL), expressed in least significant bits
(LSBs) has been found to be
INLmax ' 2N−1 log 2 · ∆T
T
(6)
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Fig. 2. Poly resistor parasitics and layout of the ReDAC design #1.
where ∆T is the error in the clock period T compared to the
requirement (4) for ReDAC operation.
Since time intervals, unlike voltages, currents and ac-
tive/passive component parameters, can be finely controlled
and tuned with a high resolution and the value of T required
to meet condition (4) can be conveniently enforced by the
digital dichotomic calibration procedure presented in [10], a
ReDAC can easily achieve a resolution exceeding 10 bits and
is particularly well suited to IoT applications.
III. REDAC DESIGN IN 40NM CMOS
The design of two 10-bit ReDACs in 40nm CMOS targeting
400kS/s sample rate and best accuracy (design #1) and 2MS/s
sample rate (design #2) is now addressed. Both the ReDACs
include a digital core, a control unit and an integrated RC
network, as in the block diagram of Fig.1a, and are assumed
to be operated by a clock signal with a period T calibrated by
the dichotomic procedure presented in [10] so that to enforce
condition (4) (the calibration procedure will not be considered
hereafter). The design of the RC network and of the digital
blocks is discussed in what follows.
A. RC Network Design
In both the ReDACs, the capacitor of the RC network
is implemented by a Metal-oxide-Metal (MoM) capacitor
available in the PDK. Since there is no matching requirement
in a ReDAC converter, a capacitance C close to the limit
dictated by thermal noise to keep the 3σ value of the κT/C
noise below 1/2 LSB, i.e.:
Cmin ' 9 · 22N+2κT/V 2DD (7)
can be chosen to minimize the silicon area and the energy
per conversion. At 10 bit resolution and 0.6V supply voltage,
based on Eqn.(7), Cmin = 436fF. A capacitance of C=1pF, i.e.
nearly twice Cmin, is therefore chosen in the ReDAC design
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Fig. 3. Integral nonlinearity error (INL) and differential nonlinearity error
(DNL) of design #1 and desing #2 obtained by post-layout simulations.
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Fig. 4. Energy per conversion versus input code
#1 to make the thermal noise contribution negligible, while a
capacitance of C=450fF, close to the thermal noise limit, is
chosen for ReDAC #2.
The resistor R is implemented by high-resistivity (HiRes)
polysilicon resistors in the PDK and its resistance value R is
designed for a target time constant, based on the capacitance
values C derived above, as
R =
τ
C
(8)
where the target value of τ is related to the bit time T by (4),
and is in turn related to the target sample rate of the circuit,
being
Tconv = (N + 2)T = (N + 2)τ log 2 (9)
where N is the number of bits and a 2T hold phase is assumed.
Based on (9) and (8), a resistance R = 288kΩ is chosen
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Fig. 5. Spectrum of the DACs output (sampled in the hold phase) and dynamic
parameters: a) design #1 at 3.4kHz sine wave input 90% full-swing amplitude;
b) design #1 at 16.8kHz sine wave input 90% full-swing amplitude.
in design #1 for a 400kS/S sample rate and a resistance of
R = 128kΩ is chosen in design #2 for a 2MS/s sample rate.
In practice, two more contrasting requirements need to be
considered in the choice of R to avoid accuracy degradation.
First, R should be much larger than the output impedance
of the buffer in Fig.1a so that to avoid nonlinear loading
effect; second, the total distributed parasitic capacitance of R
highlighted in Fig.2 should be negligible compared to C at the
target resolution (∼ 2N times less) to have a true first-order
RC response, as demanded for the validity of the analysis
in Sect.II. Since the absolute value of the resistance is not
critical in a ReDAC and it can be compensated by period T
calibration [10], the physical width of the poly resistor has
been set to the minimum allowed by the PDK to reduce the
distributed capacitance. Moreover, the loading effect and the
parasitics have been verified to be negligible for the resistance
values considered in the design.
B. Digital Core and Control Unit Design
The 10-bit shift register ReDAC core and the control unit fi-
nite state machine (FSM), which generates the LOAD/SHIFT
and ENABLE signals according to the timing in [10], are both
synthesized in standard cell logic starting from a behavioral
Verilog description. Both the netlist and the layout view have
been automatically generated in a standard digital flow.
The strength of the three-state buffer driving the RC cir-
cuit has been manually constrained to be 6X the minimum,
which has found to be a good compromise for a low output
impedance, resulting in a negligible loading effect, and for
negligible charge injection and leakage during the hold phase.
IV. POST-LAYOUT SIMULATION RESULTS
The designed ReDAC circuits occupy a silicon area of
910µm2 and 677µm2, respectively (layout of design #1 is
shown in Fig.2) and have been characterized under static and
dynamic conditions by post-layout simulations including the
transistor-level extracted views and all the parasitics of the RC
network and of the digital blocks.
The static characterization of the ReDACs reported in Fig.3
reveals a maximum (rms) INL of 0.33 LSB (0.1 LSB) and
a maximum (rms) DNL of 0.2 LSB (0.01 LSB) for design
#1, while for design #2 the maximum (rms) INL is 0.72 LSB
(0.34 LSB) and the maximum (rms) DNL is 1.27 LSB (0.07
LSB).
The energy per conversion for each input code is reported in
Fig.4. The average energy per conversion is 1.1pJ for design #1
and 730fJ for design #2 and in both cases the energy absorbed
by the digital blocks (i.e., excluding the energy delivered to
the RC network) accounts for more than 50% of the total
energy, due to the low capacitance C and to the intrinsic
energy efficiency of the ReDAC.
The operation of the ReDACs under dynamic conditions has
been simulated for a sine wave input with amplitude of 90%
of the input swing and with frequency f0 = 1/(124Tconv),
which corresponds to 3.4kHz for design #1 and to 16.8kHz
for design #2. The spectra of the output, sampled in the hold
phase of the ReDAC, are reported in Fig.5 and reveal, for
design #1, an SFDR of 76.8dB, a THD of 66.7dB and a SNDR
of 61dB, corresponing to 9.9 effective bits (ENOB). From the
same figure, design #2 achieves an SFDR of 62.4dB, a THD of
62.2dB and a SNDR of 58.3dB, corresponding to 9.4 ENOB.
Based on Montecarlo simulations performed on 100 sam-
ples, it has been found that, keeping T constant, errors due
to process variations in R and C affect the accuracy of the
converter as expected from (6). By the way, it has been verified
that the nominal accuracy can be always fully recovered by
performing the calibration procedure described in [10] to re-
enforce (4) under process-related variations of τ .
The simulated ReDACs performance is summarized in
Tab.I. As expected, the 40nm ReDACs achieve strongly
improved performance in terms of sample rate, static and
dynamic linearity compared to the FPGA prototype considered
in [10]. Moreover, compared with the capacitive DAC in the
SAR ADC in [4], where the DAC energy contribution has
been extrapolated based on the ADC energy breakdown for fair
comparison, the proposed ReDACs show more than 10X lower
feature-size normalized area and a 2.3X lower figure of merit
(FOM), expressed in energy per conversion per steps. Further
energy improvements can be expected by the optimization of
the logical blocks for low power consumption.
V. CONCLUSIONS
The design of two 10-bit ReDACs with 400kS/s and 2MS/s
sample rate operating at 600mV power supply in 40nm has
been proposed. Based on post-layout simulations, the ReDACs
achieve a maximum INL of 0.33/0.72 LSB, a maximum DNL
of 0.2/1.27 LSB and a 9.9/9.4 ENOB effective resolution
TABLE I
DAC PERFORMANCE COMPARISON
Units [5]c [10]
This This
work work
#1 #2
Type C-DAC ReDAC ReDAC ReDAC
Valid. Meas. Meas. Sim. Sim.
Techn. nm 180 FPGA 40 40
Supply V 0.6 1.8 0.6 0.6
Ra kΩ N/A 100 288 128
Ca pF 9.2d 2,200 1 0.45
Area µm2 163,000 N/A 910 677
Norm. Area 106 · F 2 5.03 N/A 0.5 0.3
Resolution bit 10 10 10 10
Sample Rate kS/S 20 0.3 400 2,000
INLmax LSB 0.46c 2.4 0.33 0.72
INLrms LSB N/A 0.9 0.10 0.34
DNLmax LSB 0.44c 3.3 0.2 1.27
DNLrms LSB N/A 0.62 0.01 0.07
SNDRb dB 58.3c 43.27 61.0 58.3
SFDRb dB 67.7c 51.36 76.8 62.4
THDb dB N/A 47.52 66.7 62.2
ENOBb bit 9.4c 7.13 9.9 9.4
En./conv. pJ 1.7c/1.3 N/A 1.1/0.47 0.73/0.21Tot./Analog
FOM fJ/(c·s) 2.49c N/A 1.1 1.08
a for ReDAC only; bbest reported @ 90% swing . sine input.
cCDAC performance estimated from the ADC characterization,
CDAC energy estimated from ADC energy and power breakdown.
dTotal CDAC capacitance.
under sine wave input, significantly outperforming the pre-
vious ReDAC FPGA-based proof-of-concept prototype. Both
the circuits occupy a silicon area of less than 1, 000µm2 and
show an extremely competitive FOM of 1.1/1.08 fJ/conv.step.,
which make them well suited to IoT applications.
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